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Threshold Error Penalty for Fault Tolerant Quantum Computation with Nearest
Neighbour Communication
Thomas Szkopek, P. Oscar Boykin, Heng Fan, Vwani P. Roychowdhury
Eli Yablonovitch, Geoffrey Simms, Mark Gyure, and Bryan Fong∗
The error threshold for fault tolerant quantum computation with concatenated encoding of qubits
is penalized by internal communication overhead. Many quantum computation proposals rely on
nearest-neighbour communication, which requires excess gate operations. For a qubit stripe with
a width of L + 1 physical qubits implementing L levels of concatenation, we find that the error
threshold of 2.1 × 10−5 without any communication burden is reduced to 1.2 × 10−7 when gate
errors are the dominant source of error. This ∼ 175X penalty in error threshold translates to an
∼ 13X penalty in the amplitude and timing of gate operation control pulses.
I. INTRODUCTION
A critical architectural issue for quantum computa-
tion is the internal communication of quantum informa-
tion within the processor. There are a variety of pro-
posed quantum processor implementations with different
mechanisms for internal communication. For instance,
the linear ion trap proposal of Cirac and Zoller [1] in-
volves physical motion of massive ions for internal com-
munication, as do proposals using more complex ion trap
structures [2]. Alternative proposals involve using pho-
tons and cavity QED for communication [3]. The cavity
QED approach has been extended to the solid state [4, 5].
Even direct transport of information carrying electrons
has been suggested for the solid state [6, 7].
Our paper is motivated by another class of quantum
computation proposals that rely upon local communica-
tion through nearest neighbour interactions [8, 9, 10].
For instance, communication among electron spins in
semiconductors can be performed with sequential SWAP
gate operations, generated by a controlled Heisenberg ex-
change between adjacent electrons. An appealing feature
of the SWAP operation is that it is generated by the very
same two-qubit interaction used for computational oper-
ations. Also, a substantial degree of parallelism can be
employed. However, the protection of qubits with con-
catenated error correction requires communication be-
tween a number of physical qubits that grows exponen-
tially with concatenation level. This exponential increase
in SWAP operations might suggest that concatenated er-
ror correction will fail to reduce the logical qubit error
rate. Gottesman [11], and Aharanov and Ben-Or [12]
have pointed out that a threshold error exists despite an
exponential increase in logical gate count with concatena-
tion level L, although no attempt was made to quantify
what that threshold might be. In this paper, we estimate
that threshold.
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The main result we report here is that the number of
nearest neighbour communication operations is merely a
constant factor over and above the necessary logical op-
erations for error correction at each concatenation level
L. Our estimated error thresholds are summarized in
Table I. We analyzed in detail fault-tolerant error cor-
rection with a concatenated 7-qubit Calderbank-Shor-
Steane (CSS) code [13, 14] on a linear qubit stripe with a
width of L+ 1 physical qubits for L levels of concatena-
tion, and find an ∼ 175 fold reduction in threshold gate
operation error due to nearest neighbour communication
overhead. This translates to an ∼ 13 fold increase in
accuracy of control pulse amplitude and timing in gate
operations. Although nearest neighbour communication
incurs a significant penalty in the requisite experimental
accuracy of qubit gate operations, it is not a fundamental
obstacle to fault-tolerant computation in the solid-state.
Our analysis is in general agreement with the recent work
of Svore et al. [15], who also show that internal commu-
nication with local interactions incurs an error threshold
penalty, although they do not fully account for all com-
munication steps.
Our paper is organized as follows. In the first section,
we describe the underlying architecture of a quantum
processor composed of electron spin qubits, including a
description of the physical layout of electron spin qubits
and their grouping into concatenated CSS logical qubits.
We describe a fault-tolerant error correction protocol in
the second section. Our protocol implements error recov-
ery without direct measurement. In the third section, we
calculate the threshold error for gate operations under
our error correction protocol, with various assumptions
about available resources. The fourth section considers
the relation between control pulse accuracy and gate er-
ror thresholds.
II. LAYOUT ARCHITECTURE
Given the problem of internal communication in a
quantum processor, a higher dimensional architecture is
preferred because it would allow qubits to be as close
as possible. However, there must be access by control
wires, thus limiting the packing geometry. Fig. 1 shows
2FIG. 1: A schematic representation showing how the number
of available metal wire layers limits the width of a 2-D qubit
array to only about 10-20 qubits.
serpentine 1-D chain intersecting 1-D chains
FIG. 2: The requirement for gate electrode access to qubits
restricts the layout to stripes of either serpentine or intersect-
ing geometry.
a schematic cross-section of a 2-D semiconductor qubit
array controlled by gate electrodes accessing qubits from
the side. The number of vertical stacked control elec-
trodes is limited to twice the number of metal wiring
layers in the integrated circuit technology. The need for
a reasonable fabrication yield limits the number of met-
allization layers to ∼ 10, which means that the 2-D array
can be at most 20 qubits wide. Fig. 1 illustrates the
case for 5 metallization layers. In this respect, we agree
with Copsey et al. [16], who pointed out this restric-
tion specifically in the context of semiconductor qubits.
Thus, while the qubit array might be locally 2 dimen-
sional, the overall architecture will consist of 1-D stripes
of moderate width, as illustrated in Fig. 2.
The lowest level of concatenated qubit encoding, L =
1, can be laid out along stripe width, but all higher con-
catenation levels must be laid out along the stripe length,
and are effectively 1 dimensional. We are thus led to an
essentially 1-D concatenation hierarchy, the most chal-
lenging for internal quantum communication.
Universal sets of fault-tolerant operations are known
only for CSS error correcting codes of various size
[12, 17, 18, 19]. In our work, we shall consider the [7, 1, 3]
CSS code. Concatenation [20], where each logical qubit
is composed of encoded qubits, which are in turn com-
posed of encoded qubits and so on, can suppress logical
error rate to arbitrary degree, provided the physical error
rates remain below a threshold value. The self-similarity
of concatenation naturally leads to the self-similar logical
structure illustrated in Fig. 3. There are 7 level L−1 log-
ical qubits forming the CSS codeword that represents a
single level L logical qubit |ψ〉L. A minimum of two logi-
cal zeros, |0〉L, and six initially arbitrary ancillae, |a〉L−1,
are required to perform error correction on |ψ〉L. We con-
sider L+1 parallel lines of physical qubits to implement
error correction and computation with L levels of con-
catenation. The error correction protocol is described in
detail in the next section. An important feature of the
self-similar hierarchy is that at each concatenation level,
the same qubit protection block is employed (for ancillae
as well as information bearing qubits). Error correction
can thus take place at any logical level within an appro-
priate logical qubit protection block.
III. ERROR CORRECTION PROTOCOL
For estimating error thresholds, we consider an aggres-
sive error correction scheme where every unitary oper-
ation UL at concatenation level L is followed by error
correction EL at level L, as illustrated in Fig. 4.
The error correction operation, EL, can be imple-
mented in a fault-tolerant manner with a Steane error
correction circuit [21], slightly modified to that shown
in Fig. 5. Error correction takes place within an error
correction block, with the logical qubit |ψ〉L and logi-
cal zero states |0〉L explicitly shown. The two groups
of three L − 1 ancillae, |a〉L−1, are made use of within
the bit-flip indicator circuit, denoted by I. As can be
seen in Fig. 5, the Steane error correction circuit is par-
ticularly parsimonious in its use of gate operations, and
leads to particularly favorable error thresholds. The bit-
flip indicator block I is essential, where for each logical
zero |0〉L it computes a bit-flip error syndrome into three
ancillae qubits |a〉L−1. The syndrome is then decoded
within the indicator block I into a bit-wise error indi-
cator that can be directly used for error recovery. Note
also that only nearest-neighbour operations at logic level
L are employed, in strict adherence to self-similarity from
the physical layer up to concatenation level L.
The key point about the bit-flip indicator block I is
that it operates on logical zeros that have effectively mea-
sured the logical qubit error, but not the logical qubit
itself, by virtue of a logical CNOT gate. As was pointed
out by Boykin et al. [22], the identification of which
operations require full quantum coherence and which op-
erations do not is important since “quantum” operations
require full protection against both phase-flip and bit-
flip errors, while “classical” operations require protection
against bit-flip errors only. Note from Fig. 5 that the
outputs of indicator block I are used only as control bits
for the error recovery operations acting upon the logical
qubit. Arbitrary phase flips in the output of I have no
effect on the logical qubit. Likewise, phase flips on the
input of I have no effect on the logical qubit since the
syndrome is encoded as bit-flips on the input to I. We
need only protect against bit-flip errors in I, so that the
operations within I can be thought of as essentially “clas-
sical” in nature, even though they are executed by phys-
ical qubit gates. Thus, I can in principle be protected
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FIG. 3: A self-similar concatenated hierarchy of logical qubits on a linear array, with concatenation level L down to L − 2
shown. Error correction requires a minimum of two logical zeros, |0〉L, and six ancillae, |a〉L−1. Altogether, 27 level L − 1
qubits are minimally required to protect a single level L qubit |ψ〉L. The exponential growth with concatenation level L of
physical nearest-neighbour operations to interact |ψ〉L and |φ〉L is apparent. We consider a layout with L + 1 adjacent linear
arrays of qubits each organized according to the illustrated logical heirarchy.
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FIG. 4: Each unitary operation UL at logical level L is fol-
lowed by error correction EL at error correction level L.
with classical fault tolerance, which has been shown to be
much more efficient than quantum fault tolerance [23], to
ensure that the operations within I will contribute neg-
ligibly to the quantum error threshold.
Of course, the requisite logical zeros, |0〉L, that allow
for efficient fault-tolerant error correction are complex
entangled states which must be created with low error
probability to begin with. One approach to this prob-
lem is to dedicate adjacent quantum circuitry whose sole
function is to prepare and purify logical zeros, providing
a steady supply at various concatenation levels specifi-
cally for this purpose. Alternatively, the preparation of
logical zeros can be performed directly within the qubit
error protection block. The full error correction circuit
is illustrated in Fig. 6. Purification of three |0〉L’s, pre-
pared by the 0L block, results in a single |0〉L state for
use in error correction. The 0L zero preparation block is
given in Fig. 7. Bit-flip errors are corrected with a modi-
fied indicator block IP , which also corrects for a possible
parity flip error corresponding to the logical zero being
in the state |1〉L (and thus requiring a minimum of 4 an-
cillae). The qubit protection block must increase in size
to accommodate |0〉L preparation in this case. A total
of 46 qubits would be required, arranged in the following
sequence of L− 1 qubits (compare with Fig. 6): 7 qubits
for storing |ψ〉L, 7 qubits for storing a |0〉L, 3 ancillae
|a〉L−1 for I, 7 qubits for storing a |0〉L, 4 ancillae |a〉L−1
for IP , 7 qubits for storing a |0〉L, 7 qubits for storing a
|0〉L and 4 ancillae |a〉L−1 for IP .
IV. ERROR THRESHOLD PENALTY
The number of physical qubits for our concatenated
CSS encoding required to store and protect one logical
qubit is 27L (or 46L including logical zero preparation).
Several levels of concatenation already leads to a large
number of physical qubits (although the width of the
qubit stripe grows only as L + 1). Likewise, the num-
ber of physical gate operations grows exponentially, NL,
where N is approximately the number of logical oper-
ations required at level L − 1 in order to implement a
single logical function at level L. For example, with a
single level of encoding, N is simply the number of phys-
ical gate operations required to perform some function
on our 7-qubit CSS code word (or multiple code words
in the case of a multi-qubit logical function).
The number of gate operations N will depend on the
function being performed. We consider implementing a
simple two-qubit unitary, UL, followed by error correc-
tion, EL, as illustrated in Fig. 4(b). Error correction
might require N = NE logical gate operations at level
L − 1. There will be additional logical SWAP opera-
tions at level L− 1 required to move qubits around since
only nearest-neighbour interactions are permitted. We
let NEc be the number of required nearest-neighbour
SWAP communication operations, bringing the total
number of level L − 1 operations to N = NE + NEc.
Of course, the unitary UL will require NU operations at
level L− 1, as well as NUc additional communication op-
erations at level L − 1. The total gate operation count
at level L− 1 to implement UL followed by EL is simply
N = NU+NUc+NE+NEc. The total physical gate count
is again approximately NL = (NU +NUc +NE +NEc)
L
because each of the N operations at L − 1 is simply a
unitary UL−1 followed by error correction EL−1. The
self-similar hierarchy requires that N operations at L−2
are required for each operation at L − 1 and so forth,
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FIG. 5: A modified Steane error correction circuit (EL). The indicator block I computes an error syndrome, and decodes
the syndrome into a bit-wise error indicator used for error recovery. The logical SWAP gate, as well as the CNOT gates,
requires shuffling of the constituent L− 1 qubits (see Fig. 8). We allow only nearest neighbour operations at all logical levels
in adherence to self-similarity.
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FIG. 6: Error correction circuit (phase-error portion only) directly incorporating the preparation of requisite logical zeros.
Ancillae begin in arbitrary states |arb〉. Three 0L blocks prepare logical zeros that are purified into a single |0〉L state for use
in error correction. A modified indicator block IP corrects for possible parity errors in the raw |0〉L’s.
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FIG. 7: Circuit 0L for preparation of a single logical zero |0〉L
from lower level |0〉L−1’s. Only nearest neighbour operations
are employed.
including communication.
In reality, the gate count NU +NUc varies among the
various logical qubit operations possible. For instance,
Hadamard at level L requires NU = 7 Hadamard gates
at level L−1 and NUc = 0 communication gates. In con-
trast, the gate operations NU + NUc = 7 + 42 involved
in a logical SWAP on the same qubit line are illustrated
in Fig. 8 for adjacent logical qubits. Clearly the number
NL can be very large, although a substantial fraction
of operations at each logical level can be performed in
parallel. Note the fault tolerance of the logical SWAP
gate: a single swap gate failure induces one error in each
logical qubit, which can be recovered independently by
error correction. Of course, the extra qubits involved in
a qubit protection block increases the number of com-
munication swaps NUc. As a final example, we show the
partial sequence of gate operations required for the log-
ical CNOT gate in Fig. 9. It is in implementing the
CNOT gate that an additional line of qubits is used for
every concatenation level, resulting in a total of L+1 lines
of qubits. Similar sequences are used for the SWAP and
CNOT gates required for the error correction operation
EL, contributing to NE +NEc.
Despite the exponential increase in physical qubits and
physical gate operations with concatenation level (while
the width of the stripe merely grows linearly in con-
catenation level), logical errors are suppressed double-
exponentially with concatenation level. We let P1 be the
logical error probability on a first level encoded state,
|ψ〉1, after a two qubit unitary followed by a single error
correction cycle. By the fault tolerant construction of
UL and EL, the probability of a logical error is bounded
above by the probability that two gate operations fail,
P1 ≤
(
N
2
)
ǫ2 ≃ N
2
2
ǫ2, (1)
where ǫ is the probability of physical gate error, assumed
to be equal for all gates, and N = NU +NUc+NE+NEc
as before. While logical error rates shall vary slightly due
to differences in NU +NUc amongst the logical gate op-
erations with the dominant NE + NEc remaining fixed,
a conservative estimate can be had by taking the gate
counts for the logical CNOT gate as representative. The
criterion for error correction to reduce the likelihood of
qubit error is P1 < ǫ. This leads to the threshold error
condition ǫ < 2/N2. Likewise, at higher levels of con-
catenation,
PL ≤
(
N
2
)
P 2L−1 ≃
N2
2
P 2L−1, (2)
leading to PL−1 < 2/N
2 = Pth being the error threshold
condition for all L. The corresponding required phase
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FIG. 8: A logical SWAP operation illustrated at concatenation levels L through L − 2 with nearest neighbour interactions
only. The number of level L − 1 SWAPS required to implement a single level L SWAP between adjacent logical qubits is
NU +NUc = 7 + 42. There are 21 level L − 1 SWAPs to interleave the qubits, 7 level L − 1 qubit-wise SWAPs, and 21 level
L−1 SWAPs to undo the interleaving. Note that a single gate failure does not produce correlated errors within a logical qubit.
Error correction, and swapping through the additional qubits in a qubit protection block, are omitted here for clarity.
accuracy for gate operations, as described in section V,
is φ = 2
√
2/N . From the above relations, we arrive at the
standard logical error probability for concatenated error
correction,
PL ≤ Pth
(
ǫ
Pth
)2L
(3)
but where N now includes the nearest neighbour com-
munication overhead at a particular concatenation level.
The exponent 2L results in an overwhelming, super -
exponential in L suppression of logical errors while the
number of qubits and gate operations increase only ex-
ponentially in L.
Suppose that a quantum computation requires a se-
quence of T logical gate operations, then a logical error
probability PL = 1/T will give the correct result with
only several trials of the computation. The relation be-
tween the number, T , of operations in a calculation and
concatenation level L can be written,
T ≥ 1
Pth
(
Pth
ǫ
)2L
(4)
or alternatively,
L ≤ log
2
(
log
2
(TPth)
log
2
(Pth/ǫ)
)
(5)
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FIG. 9: Partial sequence for a logical level L CNOT operation illustrated at concatenation level L− 1 with nearest neighbour
interactions only. The (a) logical code words |ψ〉L and |ϕ〉L are (b) first brought into adjacent positions, then (c) each of the
7 constituent L − 1 qubits are moved into an adjacent qubit row to be (d) brought together for qubit wise interaction (only
the third qubits |ψ3〉L−1 and |ϕ3〉L−1 are shown interacting). The logical qubits are brought back to their original positions
for error correction after the logical CNOT. The scheme is applied recursively until physical CNOT gates are performed in the
L+ 1st row. The CNOT gates for the error correction circuit are similarly implemented. Note that a single gate failure does
not produce multiple errors within a logical qubit.
TABLE I: The gate count for error correction, NE + NEc, and for logical CNOT operations, NU + NUc, under different
assumptions of internal communication resources and quantum error correction. Approximate threshold gate error probabilities
are given, as well as control pulse accuracy thresholds (see text for details).
Error Two-Qubit Error Gate
Correction Unitary Probability Accuracy
Gate Count Gate Count Threshold Threshold
NE +NEc NU +NUc Pth = 2/N
2 φth = 2
√
Pth × 180/π
no communication no |0〉L preparation 70 7 3.4× 10−4 2.1◦
overhead
|0〉L preparation 298 7 2.1× 10−5 0.52◦
remote CNOT no |0〉L preparation 238 35 2.7× 10−5 0.60◦
communication
|0〉L preparation 1090 35 1.6× 10−6 0.14◦
SWAP no |0〉L preparation 1008 203 1.4× 10−6 0.13◦
communication
|0〉L preparation 3754 343 1.2× 10−7 0.034◦
For instance, the error threshold might be Pth = 10
−6
while the physical gate operation error is an order of
magnitude better, ǫ = Pth/10 = 10
−7. We then have
an accessible computation length T = 106 × 102L , which
for L = 3 gives T ≥ 1014. It follows that interesting
calculations can be performed with only a few layers of
concatenation (ie. a qubit stripe with a width of only a
few qubits) if physical error probabilities well below the
error threshold can be achieved.
The problem of estimating error threshold has been
reduced to counting gate operations, for which our nu-
merical results are summarized in Table I. Note that
we have neglected storage errors in our present analysis
since the coherence times of electron spins in semicon-
ductors [24] exceed the expected gate operation times by
at least ∼ 8 orders of magnitude, with further improve-
ment expected. The top row of Table I gives the most
7favourable error thresholds where any qubit can interact
with any other qubit without any extra communication
operations. The bottom row is the least favourable case
where nearest neighbour SWAP operations are used on
a linear qubit array to implement all operations. The
middle row represents an intermediate case, where the
remote-CNOT is used to perform a CNOT gate between
distant qubits [25, 26]. The remote-CNOT requires a
shared EPR pair, a resource that might be generated
by independent hardware with sufficient purity that the
EPR error rate contributes negligibly to the overall error
rate of the remote-CNOT and the error threshold. Mea-
surement and classical communication are also required
for the remote-CNOT (see appendix).
For all three communication schemes, the gate count is
given in Table I for sub-cases where |0〉L’s are supplied by
adjacent circuitry (a parallel qubit stripe, for instance);
or where the |0〉L’s are prepared directly within the error
correction circuit itself (as in Fig. 6) thus burdening the
error threshold. In the former case, we assume that the
adjacent circuitry can prepare and purify logical zeros to
reach an error probability much less than the preparation
circuit of the former case, thereby contributing to the
error threshold negligibly. This might be achieved by
successive rounds of purification.
In all cases, we assume that those portions of the cir-
cuit that can be implemented with classical fault-tolerant
logic [22], albeit with qubit gates, take advantage of the
greater efficiency of classical coding. The threshold error
for classical fault-tolerant circuits has been estimated to
be between ∼ 1/100 to ∼ 1/3000 depending on topol-
ogy and communication resources [23], we therefore as-
sume the error rates in the classical circuits are negligi-
ble compared to the quantum circuits, so that in count-
ing the gate operations we can neglect the operations
in I and IP . Furthermore, the dual-control phase-flip
(Λ2(Z)) and dual-control bit-flip (Λ2(X) =Toffoli) are
assumed to count merely as two-qubit interactions, since
fault-tolerant classical logic can be used to generate a
single classical control bit. The remaining sundry de-
tails involved in counting gate operations are left to the
appendix.
Observing the gate error thresholds in Table I, we see
that SWAP communication incurs a penalty of ∼ 175X
compared to the case of free communication. Commu-
nication through the remote-CNOT incurs a penalty of
∼ 12X compared to the free communication case. The
improvement associated with remote-CNOT communica-
tion is not as much as one might expect, since the remote-
CNOT requires multiple operations proportional to the
size of the logical qubits. Thus, internal quantum com-
munication reduces gate error thresholds for fault tol-
erant computation by a substantial factor that we esti-
mate to be from ∼ 12X to ∼ 175X. While this certainly
increases the difficulty in experimentally realizing fault
tolerant gate operations, it is by no means an impasse
for solid state quantum computation, as we discuss in
the next section.
φ
x
y
gate operation
phase error
error that needs
to be corrected
}
FIG. 10: A conceptual illustration of a qubit pseudo-spin that
might miss a target x-axis by an angle φ due to a control pulse
error. The resulting probability of qubit error is ǫ ≈ (φ/2)2.
V. ERROR PROBABILITY AND GATE
OPERATION ACCURACY
So far, we have worked entirely with error probabil-
ities. In practice, experimental gate accuracy is more
naturally specified in terms of control pulse amplitude.
Consider the spin (or a qubit pseudo-spin), illustrated in
Fig. 10. Suppose a control pulse, as used in spin res-
onance, was to bring the spin into alignment with the
x-axis. However, an error in pulse area, phase, or timing
may cause a misalignment by some small angle φ. The
probability of error, ǫ, is then the probability that the
spin is not projected into the +x direction when a mea-
surement is performed along the x-axis. The probability
of projection along the +x direction is cos2(φ/2), so that
the error probability is,
ǫ = sin2(φ/2) ≈ (φ/2)2. (6)
The required gate timing and amplitude accuracy is
φ = 2
√
ǫ, specified as a phase angle, is proportional to
the square root of the threshold error probability. The
gate accuracy thresholds are given in degrees in Table
I. Of course, the ∼ 12X to ∼ 175X penalty in error
probability threshold becomes only a ∼ 3.5X to ∼ 13X
penalty in control pulse accuracy. In order to achieve an
error probability of 10−7, one would require about 1/30
of a degree accuracy in control pulse timing, which is
not entirely infeasible since it would require about 1 pi-
cosecond phase accuracy in a clock period of about 10
nanoseconds. Recall that an error probability of 10−7
for a quantum processor with threshold error probability
10−6 and 3 levels of concatenation will allow a computa-
tion with ≥ 1014 operations. Thus, thinking about gate
errors in terms of phase angle makes it clear that very
small error probabilities are achievable.
8VI. CONCLUSIONS
Internal quantum communication remains a challeng-
ing architectural problem that impacts the threshold er-
ror for fault-tolerant computation with encoded logical
qubits. The communication operation overhead required
to distribute information among a number of qubits that
grows exponentially with concatenation level can be a
significant burden. Whether one is limited to nearest-
neighbour communication, a communication bus (as in
the original Cirac-Zoller ion trap proposal [1]), or com-
munication by modified teleportation schemes such as the
remote-CNOT, there is always a communication penalty
in error threshold. The minimum communication over-
head cost is associated with a communication bus, where
a single operation for “transmitting” and a single oper-
ation for “receiving” is possible in principle. The ques-
tion of whether a sufficiently robust communication bus
is available for solid state qubits remains open. Ballis-
tic transport of electron spins through mesoscopic wires
is predicted to give error rates of ∼ 0.6 for GaAs [7], far
above our stated threshold requirements even for the free
communication case. Much more promising is the combi-
nation of cavity QED techniques with confined electron
spins [4] or superconducting circuits [5], where an elec-
tromagnetic bus can couple a number of qubits. The er-
ror rates of such a bus, the reconfigurability of its links,
and its parallelism (ie. how many qubits can be trans-
ported simultaneously? through the same link?) must all
be carefully considered in determining what benefits, if
any, we can expect over nearest neighbour architectures.
Nonetheless, we expect that communication overhead can
be mitigated to a large extent by circuit optimization.
Recent work [27] on laying out Shor’s factorization algo-
rithm on a linear chain of qubits under the restriction of
nearest neighbour interaction has shown that circuit op-
timization can greatly reduce the number of logical qubit
SWAPs required.
VII. APPENDIX - THRESHOLD ERROR
CALCULATIONS
We provide a brief summary here of the counting of
gate operations, which then leads to the threshold error.
Error correction at concatenation level L with the cir-
cuit EL requires the use of both single qubit unitaries
and two qubit unitaries at levels L down to the physical
layer. Interestingly, the quantum portions of the circuit
EL (see Figs. 5 or 6) consists of gate operations that
are directly fault tolerant, where qubit-wise (or transver-
sal) operations are sufficient. These operations include
CNOT, SWAP, and H (Hadamard rotation). The control
bits of the dual control gates are classical, so a full quan-
tum Toffoli is not required. Of course, indirectly fault
tolerant gates such as the Toffoli (Λ2(X)) or π/8 rota-
tion (Z1/4) are required for universal computation. We
do not calculate the error threshold for indirectly fault
tolerant gates here.
A. Free Communication
First, we consider the idealized case where communi-
cation is achieved without any extra operations, in other
words, any two-qubits can interact directly at any time.
In this case, NUc = NEc = 0 and we need only count
the number of computationally useful gates. A directly
fault tolerant two-qubit unitary will require NU = 7 op-
erations. The error correction gate count without logical
zero preparation is,
NE = 4× 7CNOT+ 4× 7H + 7Λ2(X) + 7Λ2(Z) = 70
(7)
where the L− 1 gate type and count are indicated. With
logical zero preparation, we have,
NE = 70 + 12× 0L + 4× 7Λ2(X) + 8× 7CNOT
= 70 + 12× (3H + 9CNOT) + 84
= 298 (8)
where again L− 1 gate type and count was indicated.
B. remote-CNOT communication
Next, we consider the intermediate communication
case involving remote-CNOT operation, which we ab-
breviate as reCNOT. The reCNOT circuit is indicated
in Fig. 11. For simplicity, we assume that the classical
communication and EPR preparation introduce negligi-
ble errors compared to the other gate operations involved.
We see that a reCNOT between two level L − 1 qubits
requires 5 level L − 1 operations, so that a reCNOT be-
tween two level L qubits requires NU +NUc = 5× 7 level
L−1 operations. The error correction gate count without
logical zero preparation becomes,
NE = 4× 7reCNOT+ 4× 7H + 7Λ2(X) + 7Λ2(Z)
= 140 + 28 + 35 + 35
= 238 (9)
where Λ2(X) and Λ2(Z) are counted as reCNOT opera-
tions (recall they can be implemented with single classical
control bits). With logical zero preparation, we have,
NE = 238 + 12× 0L + 4× 7Λ2(X) + 8× 7reCNOT
= 238 + 12× (3H + 3CNOT+ 6reCNOT)
+140 + 280
= 238 + 432 + 140 + 280 = 1090 (10)
where we have made use of both nearest neighbour
CNOT and reCNOT in the logical zero preparation.
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FIG. 11: The remote CNOT gate, modified from [26], re-
quires a shared EPR pair, |Ψ+〉 = (|01〉 + |10〉)/√2, mea-
surement, MZ , and classical communication to implement a
CNOT operation between distant qubits.
C. SWAP communication
Finally, we consider communication by SWAP gates.
Without logical zero preparation, a level L qubit protec-
tion block is 27 L − 1 qubits long. Applying CNOT be-
tween two level L qubits as in Fig. 9 requiresNU+NUc =
203 level L−1 operations on each logical qubit argument.
The error correction operation requires,
NE = 4× (7CNOT+ 112SWAP) +
4× 7H + 2× (7SWAP+ 84SWAP) +
(7Λ2(X) + 154SWAP) + (7Λ2(Z) + 154SWAP)
= 1008 (11)
where we note that 112 communication SWAPs are re-
quired for applying CNOT between |ψ〉L with an adjacent
|0〉L, and 84 communication SWAPs are required for log-
ical swapping of a |0〉L with another |0〉L taking account
of the extra ancillae |a〉L−1 in the way.
When logical zero generation is included, the qubit
protection block increases in size to 46 qubits. Ap-
plying CNOT between two level L qubits now requires
NU + NUc = 343 level L − 1 operations because of the
increased size of the qubit protection block. The error
correction operation requires,
NE = 1008 + 12× 0L + 2× (7SWAP + 84SWAP) +
4× (7SWAP+ 98SWAP) + 4× (7CNOT+
112SWAP) + 4× (7CNOT+ 168SWAP) +
4× (7Λ2(X) + 154SWAP)
= 3754 (12)
where we note that each logical |0〉L generation requires
27 level L − 1 operations (Fig. 7), and the SWAP com-
munication accounts for all extra ancillae |a〉L−1 in the
way.
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